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ABSTRACT
We implement a differentiable Neural Architecture Search (NAS) method inspired by FBNet for discovering
neural networks that are heavily optimized for a particular target device. The FBNet NAS method discovers a
neural network from a given search space by optimizing over a loss function which accounts for accuracy and
target device latency. We extend this loss function by adding an energy term. This will potentially enhance the
“hardware awareness” and help us find a neural network architecture that is optimal in terms of accuracy, latency
and energy consumption, given a target device (Raspberry Pi in our case). We name our trained child architecture
obtained at the end of search process as Hardware Aware Neural Network Architecture (HANNA). We prove the
efficacy of our approach by benchmarking HANNA against two other state-of-the-art neural networks designed
for mobile/embedded applications, namely MobileNetv2 and CondenseNet for CIFAR-10 dataset. Our results
show that HANNA provides a speedup of about 2.5x and 1.7x, and reduces energy consumption by 3.8x and 2x
compared to MobileNetv2 and CondenseNet respectively. HANNA is able to provide such significant speedup
and energy efficiency benefits over the state-of-the-art baselines at the cost of a tolerable 4-5% drop in accuracy.
1 INTRODUCTION
Deep Learning research has been gaining ever-increasing
impetus, especially over the past few years. Every year,
around five to ten new state-of-the-art architectures are pro-
posed which surpass human-level performance. However,
all these architectures mainly focus on improving accuracy
but at the cost of increased model complexity. Exploding
model size puts pressure on hardware resources in terms of
performance, area and energy consumption. Some models
take up to four to eight seconds during inference stage. The
latency during inferencing would be crucial for real-time ap-
plications like self-driving cars, air traffic control and others.
Further, these models consume a lot of energy with increas-
ing layers of depth. The current state-of-the-art models
are not designed for applications with low-energy hardware
constraints. Hence, recently there has been growing interest
in training neural architectures that could discover child
neural networks (childnets) which are better optimized for
the target hardware device. We implement one such method
called Differentiable Neural Architecture Search (NAS) and
use an approach inspired by FBNet NAS.
1.1 Need for Hardware Aware Neural Networks
Neural networks research has been exploding at an exponen-
tial rate. The current state-of-the-art models like Inception-
v4, VGG-16, ResNet-50 have outperformed other neural
networks for computer vision related tasks with accuracy
of prediction at par or sometimes better than human-level
performance. The depth of the current networks range any-
where between 15 to 150 layers. This depth allows them
to obtain very high accuracy for the related task. However,
every layer requires heavy computation and millions of ma-
trix multiplications. Such heavy computations take long
time for execution on devices that do not possess the high
compute resources required by the model. Typically mo-
bile and embedded devices come with hardware constraints
like low GFLOPs/sec or memory bandwidth which would
make the current models run very slow during the inference
stage, making them impractical for real-time applications.
Another impeding constraint is energy consumption since
such devices typically operate on batteries or low power.
This brings the need to optimize well performing neural net-
works for a required application on a target device. Specifi-
cally the optimized neural network should have low-latency
and low-energy consumption on the particular target device.
Traditionally, this problem is solved by using methods that
involve hand engineering like pruning, compression, quan-
tization, fixed-width representation among others. Each
of these methods is not very intuitive and requires highly
skilled ML engineers with subject matter expertise. The
models are iteratively improved which is time consuming.
Most of these optimizations do not exploit the full potential
of the hardware.
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Figure 1. Block diagram showing the process of optimizing a neu-
ral network for a target device. The gears symbol shows a con-
troller architecture which automatically optimizes over a given
search space (Wu et al., 2018)
1.2 Neural Architecture Search
To tackle the above mentioned problem, in recent times
many research groups have proposed a method that discov-
ers a neural architecture over a search space by optimizing
a loss function which embeds some form of accuracy along
with latency introduced (by a particular model) on the tar-
get device. Fig. 1 shows the working of such a method.
Typically a controller is employed which samples a neural
network from a given search space, trains it with a proxy
dataset followed by calculating its latency and accuracy
values. Based on its performance the controller picks a
different architecture from the search space that would try
to minimize latency while maintaining similar accuracy to
the original high accuracy one. The controller architecture
is usually a super net architecture that discovers a child
architecture that is optimized.
2 RELATED WORK
Neural Architecture Search works as the controller archi-
tecture with the primary task of optimizing neural network
for a target device. A lot of work has been published in this
area, and we would discuss few prominent ones.
2.1 MobileNASNet
MobileNASNet (Mingxing Tan & Le, 2018) is a NAS
method specially focused on optimizing models for mobile
devices. Briefly, it employs a gradient-based Reinforcement
Learning method to find solution for a multi-objective prob-
lem. The search framework consists of three components: a
recurrent neural network (RNN) based controller, a trainer
to obtain the model accuracy, and a mobile phone based
inference engine for measuring latency. This model makes
use of simplified cell-level search to find out the right blocks
for a prefixed child net macro-architecture. Even though
cell-level searching works pretty well, implementing the
cell-level child architecture on a hardware is quite complex.
Figure 2. An overview of DARTS: (a) Operations on the edges are
initially unknown. (b) Continuous relaxation of the search space
by placing a mixture of candidate operations on each edge. (c)
Joint optimization of the probabilities and the network weights
problem. (d) Deriving the final architecture from the learned
probabilities(Liu et al., 2018).
2.2 DARTS - Differentiable Architecture Search
The DARTS (Liu et al., 2018) method employs differen-
tiable search methods to discover child networks over a con-
tinuous search space. This method makes the search space
continuous by introducing a simple relaxation scheme as
shown in Fig. 2. Briefly explained, the blocks in the figure
could be Conv, Pool, ReLU blocks etc. The edges (dataflow)
between these blocks are initially unknown. Later, all pos-
sibilities of connections are explored and optimized. The
final architecture is inferred from learned probabilities.
2.3 MONAS - Multi-objective NAS
MONAS (Hsu et al., 2018) is another effective NAS method
developed for a multi-objective requirement. MONAS also
uses Reinforcement Learning (RL) by using a reward func-
tion. The accuracy and energy consumption of the target
network are the rewards to the robot network. An RNN is
used as super net that supplies hyperparameters to a CNN
based child net architecture. The robot network updates
itself based on this reward with RL.
3 HANNA (BASED ON FBNET)
FBNets(Wu et al., 2018) are optimal ConvNet architectures
that are obtained using DNAS (Differentiable Neural Ar-
chitecture Search). The term FBNet refers to a set of child
architectures, chosen by a DNAS based approach, that are
efficient and accurate to run on resource constrained plat-
forms like mobile phones. Fig.3 shown below portrays how
FBNets are obtained. The super net trains the child networks
in a stochastic manner and once this is done the networks
are sampled based on a distribution. The optimal sampled
network is the network that is used on the target device.
ConvNets used in Computer Vision are plagued with prob-
lems related to design space issues, lack of standardized
efficiency metrics, and non transferable optimality. The
design space is very large in the case of ConvNets and thus
it makes it harder to tweak these models. There is a lack
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Figure 3. FBNet Search process(Wu et al., 2018)
of a standardized efficiency metric on hardware platforms.
The lack of consistency between the software development
of ConvNets and the hardware constraints makes it a hard
problem to solve. Further, the network can’t be automati-
cally tuned on a target platform and given the design time
the process seems unfeasible.
DNAS allows a layer wise block search rather than a cell
level hierarchical search making it easier to search for Conv
models over a large search space. The search space is repre-
sented as stochastic super net that is trained by optimizing a
particular loss function.
mina∈AminwaL(a,wa) (1)
Equation 1 expresses the neural architecture search problem.
The NAS will try to find the weights that minimize the loss
given a particular architecture ”a”. The search is performed
at a block level where each layer can search through a set
of nine blocks, that provide the best accuracy and minimize
the loss. Thus, there are 922 possibilities, searching through
which is not a trivial task. The candidate blocks are derived
from MobileNetv2 (Sandler et al., 2018). Fig.4(a) shows the
architecture of such a block, consisting of depthwise separa-
ble convolution and linear bottleneck. Fig. 4(b) shows the 9
different configurations of the block with various expansion
ratios, kernel and group sizes.
(a) MobileNetv2 based can-
didate block
(b) Configurations for 9 candi-
date blocks
Figure 4. Candidate blocks (Wu et al., 2018)
To find optimal blocks per layer, as mentioned before, the
loss function needs to take into account accuracy, latency
and energy. Equation 2 below shows the loss to be optimized.
Figure 5. Fixed macro-architecture of FBNet(Wu et al., 2018)
Please note that the FBNet authors only proposed a two-
term loss function that does not take into account energy
consumption. α and β allow us to tune the penalty incurred
from latency of the childnet, while γ and δ allow us to tune
the penalty incurred due to energy of the childnet.
L(a,wa) = CE(a,wa)+α ∗LAT (a)β +γ ∗ENER(a)δ
(2)
Architectures can be sampled with a probability of P (θ). θ
refers to an architecture sampling parameter modeled by a
Softmax function, which represents the probability of each
of the 9 candidate blocks to be in each of the 22 TBS layers.
Given the high-dimensional search space, the optimization
problem can be written as in (3).
minθminwaEa P (θ)L(a,wa) (3)
(3) offers an optimization by not solving for the optimal
architecture ”a” but rather optimizing P (θ) of the super
net to minimize the expected loss. Further, by using a
Gumbel-Softmax we can introduce continuity in our sam-
pling parameter. The latency term can be written as shown
in (4).
LAT (a) =
∑
l
∑
i
mli.LAT (bli) (4)
(4) shows an important result as the latency of an architec-
ture can be expressed as the product of a mask(mli), that is
expressed as Gumbel-Softmax function, which contains θ,
and the latency across a block in a layer. A similar approach
is used for energy. This allows latency and energy to be dif-
ferentiable. Thus the super net can optimize both accuracy
through weights, and latency and energy through θ.
4 ACHIEVED MILESTONES
4.1 Profiling on Raspberry Pi
Profiling the Raspberry Pi for latency and energy metrics
is an essential step. This process helps us get real world
behavior of the model on the target device. Using profiled
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latency and energy we would be able to fine tune a model
such that it complies with the target devices limits.
A latency look up table was used as crucial component
in FBNet NAS architecture. The loss functions penalises
the weights of the model according to the sum of latencies
produced by each candidate block for child architecture in
the current iteration. The look up table was generated by
finding the execution time of a particular candidate block
within our search space. The execution time was written to
a file that served as our look up table.
Energy was the second profiling metric that was utilized in
our optimization. The factors that affect energy are Voltage,
Current, and time. Voltage was fixed at the supply voltage
of RPi, at about 5.1V. Current consumed on the other hand
varied based on the computation - heavier the computation
the more would be the current draw. The current draw was
measured using a PowerJive stick connected to the RPi.
The idle current draw of RPi was measured to be around
0.24A. Under inference workload the RPi drew a current
between a range of 0.24 to 0.74A. It was observed that RPi’s
current draw followed a peak and dip pattern. The current
increased from 0.24A to normally within 0.35A to a max
value of 0.73A(based on the block) and then fell down to
0.24A after inference.The current values that were observed
during inference time consisted both of static and dynamic
current. The current value that was captured for our look up
table was the difference between the peak current/dynamic
current drawn and the static current. The noted current value
in lookup table formed the basis of energy calculation.
Initially,for energy consumed we used a fixed value of time
taken per candidate block but this proved to give us inac-
curate models. The modified energy calculation took into
account the current draw per block and the actual time per
block based on the generated latency look up table.
We also tried to consider just power rather than energy but
this produced ineffective models in terms of minimizing
latency and power consumed. Therefore, we stuck to using
energy in our optimization equation.
4.2 Baseline Calculations
Earlier section talks about how profiling was performed on
our target device Raspberry Pi 3B. It comes with a 1.4GHZ
quad-core ARM processor offered as SoC by Broadcom.
RPi is popular among hobbyists for quick prototyping.
In the literature of NAS architectures, FBNet stands special
in its objective of performing multi-objective optimization
for ARM devices in particular. The results of FBNet paper
claim to achieve better accuracy than state of the art archi-
tectures. This project is more or less a verification of this
claim by choosing target device as RPi.
To summarize, the goal of this project is to search for an en-
ergy efficient architecture while having maximum accuracy
on RPi using FBNet with updated loss function equation 2.
Baselines are crucial to compare our FBNet implementation
performance. Even though architectures like ResNet-50 and
VGG-16 have good accuracy they consume a lot of energy
on RPi as they are not designed for ARM devices. Literature
shows that CondenseNet (Huang et al., 2018) by Guo et al.
and MobileNetV2 by Mark et al. stand out as state of the art
architectures with best performance on ARM devices and
hence they were chosen as baselines.
To calculate the actual baseline metrics we utilized the
GitHub repositories provided by authors of MobileNetV2
and Condensenet as the source to preserve originality in
implementation and ensure fault-tolerance. The final details
about benchmarking are as follows:
Datasets : CIFAR 10
Architectures : CondenseNet-74 and MobileNetV2
Benchmark metrics : Accuracy, Time per inference and
Energy per inference
Accuracy of the models are mostly architecture agnostic,
therefore they were tested on CPU based on TA’s suggestion.
Energy and latency per inference were profiled using tech-
niques mentioned in previous section on the target device
RPi, unlike accuracy. Final benchmarking results are shown
in table below:
Table 1. Benchmarking Results
CondenseNet MobileNetV2
Accuracy(%) Latency(s) Energy(J) Accuracy(%) Latency(s) Energy(J)
RPi CPU RPi CPU RPi RPi CPU RPi CPU RPi
CIFAR-10 90.0 90.0 4.83 0.0665 9.83 92.0 92.0 7.1 0.0437 18.24
Table 1 provides an idea as to how baseline models perform
on our target device. We can see Mobilenetv2 achieves
better accuracy over Condensenet with higher energy and
latency. This project aims at finding an architecture that
would be more energy efficient of the baselines while maxi-
mizing accuracy as possible, which is not possible when the
architecture is fixed, like in the case of our baselines.
4.3 NAS implementation
4.3.1 FBNet Basic Code Structure
• Candidate blocks - This code maintains a list of candi-
date blocks to be chosen from, for the 22 TBS layers.
It is explained further below in Section 4.3.2.
• SuperNet trainer - This code is the heart of our imple-
mentation and implements the main FBNet architecture
and specifies its training process. It is explained further
below in Section 4.3.3.
• Main program - It will get all the configuration param-
eters and hyperparameters and call the FBNet class.
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It will initiate ’train()’ and ’search’ functions and run
them for the supernet. It will also keep a log of the
proabilities in a file for post-training analysis.
• Childnet train program - Once the supernet is trained,
a childnet is sampled from the optimized probability
distribution and is trained for 120 epochs. This func-
tion is implemented in this code, which will take in the
probability file from the main program.
• Utils file - This file implements helper functions like
cosine decay for temperature.
4.3.2 FBNet Candidate Block Implementation
We implemented the fundamental unit of FBNet architecture,
namely, FBNet Block built on MobileNetv2 architecture, in
PyTorch. There are two main components to it:
1. Configurable FBNet block - This block takes in as inputs
the following parameters: input channels, output channels,
stride, kernel size, group size, expansion ratio. We imple-
ment the blocks as shown in Fig. 4 as a PyTorch sequential
module containing pointwise Conv2D, ReLU, depthwise
Conv2D, ReLU and pointwise Conv2D in the respective
order. If group size = 2, channel shuffling is added after
pointwise convolutions.
2. Candidate blocks - A list of blocks for FBNet ’TBS’
blocks is created by calling the above configurable FBNet
block with the appropriate list of parameters for the corre-
sponding TBS block.
The search process optimizes on latency and energy values
read from their respective lookup tables. The latency and
energy text files are generated for all blocks for all the 22
searchable layers. The ninth block in a layer would be the
identity layer, a skip connection, that consumes the lowest
energy and the least time. It can be present only if the
number of input and output channels are equal for a layer.
4.3.3 SuperNet Trainer Implementation
As mentioned above, we modularised our code into various
sections of which supernet implementation is one of the
most cardinal aspects. Here, we have implemented the
fixed macro-architecture of FBNet with 24 layers, out of
which the 22 TBS layers choose from the 9 candidate blocks
mentioned above. We maintain the two trainable parameters
’weight’ and ’theta’ as nn.Parameter in PyTorch. There are
several important components to this code:
• SuperNet structure - The supernet is basically a con-
catenated representation of the entire search space. The
init function creates the macro-architecture as shown
in Fig. 5 by appending the corresponding fixed lay-
ers before and after the operator list for TBS layers
(invoked from ’candidate blocks’ code) and creating
an nn.Sequential structure out of it. It also appends
a linear classifier at the end which corresponds to the
fully connected layer. It reads in latency and energy
files and creates PyTorch tensors for both.
The forward function defines the forward flow of data
through the structure created above. It applies a gum-
bel softmax function for probabilities using ’theta’s
and uses it to (probabilistically) add up the latency and
energy values for all blocks for all layers. This gives
latency and energy loss functions differentiable with
respect to ’theta’. Adding these losses to the cross-
entropy loss defines the final loss function.
• Search process and weight/theta update - The search
process starts with weights initialized randomly and
probabilities initialized to 1. Our implementation takes
in epochs and batch size as command-line arguments
among others. We follow FBNet paper for implement-
ing the search process. Our supernet is trained for 90
epochs with a batch size of 256. We provide a warmup
of 10 epochs to stabilize the weights before beginning
to train ’theta’. After the first 10 epochs, in every epoch,
weights are updated on 80% training data using SGD
with momentum and theta is then updated on the rest
20% using Adam optimizer. We have used the same
initial learning rate and decay values (weight decay,
temperature decay) as in FBNet.
• Result logging - This code displays the current values
of different losses (cross-entropy, latency, energy) and
accuracy after every epoch of training ’weight’ and
’theta’. It also saves the ’theta’ values in a file after
every epoch. The latest ’theta’ file can be used to
sample the child architecture.
5 RESULTS
5.1 Evaluation
The child neural architectures discovered during a FBNAS
search are termed as FBNets. However, since in our case we
have an updated loss function (with energy term), we call the
childnets as our HANNA models. We trained 30 different
HANNA models for RPi target device to check for their
performance over baseline architectures. The evaluation
procedure is as follows:
1. Profile the RPi to create latency and energy lookup tables.
2. Choose required values of alpha, beta, gamma, delta for
model n which are collectively referred to as knobs.
3. Visualize the effect of these values on initial latency
and energy values. We call the visualized values as vLAT
and vENER. Calculate vENER/vLAT and vLAT/vENERGY
which are the energy dominance and latency dominance
metrics respectively.
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4. Train the updated FBNET model with chosen knob values
for a total of 90 epochs which includes a warmup of 10
epochs. We also pass arguments referring to path of the
directory to store logs.
5. Record the values of latency, energy, accuracy and total
loss of the childnet converged at the last epoch.
6. Parse the probabilities file to infer the childnet (HANNA)
which is then trained on GPU for 120 epochs.
7. Record the accuracy of childnet after training.
8. Use the inferred architecture to measure latency per
inference and energy per inference on target RPi.
9. Repeat the procedure for 29 other models. Profiling step
is not repeated.
The goal of evaluation is to observe the effect of different
knobs on the search process. As a result, we have chosen
alpha, beta, gamma and delta such that half the models are
tuned to be ENERGY DOMINANT and the other half to
be LATENCY DOMINANT. Before tuning the model, it is
important to pre-visualize how the knobs perform, therefore
we define simple variables like vENER and vLAT which
would pick initial values of latency and energy, apply alpha
and beta (for vLAT), gamma and delta (for vENER) and
determine their effect. In our case, the initial latency value
of the architecture was equal to 3.5s and energy equal to
18.43J, for knob values of alpha=0.5, beta=1.5, gamma=0.5,
delta=0.5 we would have vLAT = 0.5 ∗ (3.5)1.5 and
vENER = 0.5 ∗ (18.43)0.5. vLAT and vENER help us
visualize how the knob values would affect the loss equa-
tion, a larger vLAT implies the loss equation penalises more
for LAT(a) than for ENER(a), which encourages the model
to strive harder and find architectures focussed more on
minimizing latency loss. The same concept applies for
vENER as well. vENER and vLAT determines whether
the model was tuned to be latency or energy dominant, if
vENER/vLAT ratio is greater than 1.0, then it is tuned to be
energy dominant else latency dominant. We use tensorboard
to visualize the accuracy, latency and energy of each new
childnet sampled at every epoch as shown in Fig. 6.
Figure 6. Tensorboard visualization for best HANNA model. Note
the increase in accuracy and drop in latency and energy over in-
creasing epochs.
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Figure 7. Latency vs Energy vs Accuracy - Every bubble repre-
sents a different model and size of bubble is proportional to its
corresponding accuracy. Closer to origin with larger size is better.
5.2 Inference
Fig. 7 shows the multi-objective trade-off between accuracy,
energy and latency for all our 30 child models (HANNAs).
We can see that as a general high-level trend, the models that
are further apart from the origin (higher energy and latency)
are larger in size (higher accuracy) and vice versa. Model 15
(purple bubble towards the right) displays highest accuracy
(91.2%) whereas model 4 (yellow bubble to the extreme left)
and model 12 (blue bubble at the bottom) provide lowest
latency (2.65 s) and energy respectively (3 J). Then there
are models in between that provide various levels of trade-
offs. All these models which either maximize (or minimize)
accuracy (or latency or energy) for a fixed value of other
metrics are Pareto-optimal. Any of the child architectures
that fall on such Pareto curves can be argued as optimal for
our target device.
We chose a model (model 29 - fairly sized blue bubble close
to origin) whose latency and energy values fall within 15%
of the minimum values, still maintaining a decent accuracy
of 87.7%. Its metrics are shown in Table 2 against that
of state-of-the-art mobile/embedded neural architectures,
namely, MobileNetv2 and CondenseNet. We can see that
HANNA (model 29) found by our NAS outperforms them
on Raspberry Pi by 2.5x and 1.7x in terms of latency, and
3.8x and 2x in terms of energy consumption respectively, at
the cost of a fairly tolerable accuracy drop of 4-5%.
Fig.8 represents how the variation in α and β affects the
accuracy/latency ratio. The circles in Fig.8 represents the
accuracy/latency ratio, the larger the ratio the greater is
the size of the bubble. The goal of this experiment was to
produce highly accurate and low latent models. An increase
in α brings about an improvement in accuracy/latency as
the bubbles shift towards to the right. Model 29 in Fig.8 has
the best accuracy/latency ratio of 23.9. The trend shows that
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Figure 8. Alpha and Beta vs Accuracy/Latency - Every bubble
represents a different model and size of bubble is proportional to
its corresponding (accuracy/latency) value. Larger size is better.
as α increases while β is constant the accuracy improves
slightly while the latency stays around the same.
Fig. 9 plots α and β (which determine the contribution
from latency part of the loss function) against latency for
all 30 child HANNAs. Latency is represented by the size
of bubbles in this plot. We can see that, as expected, when
α and β is increased thereby increasing the dominance of
latency relative to energy in the loss function, the final la-
tency of the model actually decreases. In other words, if we
move farther from the origin in fig. 9, the size of the bubble
decreases as a general trend. An interesting observation
here is that models 4 (orange bubble at the very top) and
23 (pink bubble towards top right) which are some of the
farthest bubbles from the origin have the lowest latencies
(about 2.67 s). However, model 20 (towards bottom right)
which is almost as far from the origin as model 4 (towards
top left) has a higher latency than model 4. This confirms
that changing β (exponential factor) is more effective than
changing α (multiplicative factor) in reducing latency.
Fig. 10 shows a similar plot but for γ and δ versus energy
consumption. A complementary interesting observation that
can be made from this plot is that for a particular value of
γ, as we increase δ, energy of the models clearly decrease
(models shrink in size as we go up for a particular γ). Model
12 (small blue bubble which is also one of the farthest from
origin) has the lowest energy consumption (about 3 J).
We define latency dominance metric as the ratio of initial
values of latency and energy losses weighted using α, β, γ
and δ. This metric indicates the skew of the loss function to-
wards latency optimization over energy optimization, given
that particular configuration of α, β, γ and δ. Similarly, we
define energy dominance metric as the inverse of latency
dominance metric.
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Figure 9. Alpha and Beta vs Latency - Every bubble represents a
different model and size of bubble is proportional to its correspond-
ing latency. Smaller size is better.
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Figure 10. Gamma and Delta vs Energy - Every bubble represents
a different model and size of bubble is proportional to its corre-
sponding energy. Smaller size is better.
Table 2. Summary of final results
Accuracy (%) Latency (s) Energy (J)
MobileNetv2 92.4 7.1 18.24
CondenseNet 91.1 4.83 9.28
HANNA 87.7 2.88 4.79
5.3 Comparison with baselines in realtime
To aid in the inference process, a utility script was imple-
mented to sample a childnet model based on the most proba-
ble theta value per layer. The generated childnet was trained
on a GPU for 120 epochs and then inferred for accuracy on
a laptop CPU. It was then deployed on the RPi to check for
energy and latency performance.
Based on the results in Table.2, HANNA performs signifi-
cantly better than CondenseNet and MobileNetV2 in terms
of both energy and latency. The energy and latency met-
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rics for HANNA is around 4x and 2.46x better than Mo-
bileNetV2 while around 1.93x and 1.67x better than Con-
denseNet.
HANNA is optimized to produce energy and latency aware
models while still maximizing accuracy. The accuracy of
HANNA is within a reasonable threshold of the two state
of the art models and is therefore acceptable given that it is
optimized for three factors:accuracy, latency, and energy.
6 CONCLUSION
Knobs like alpha, beta, gamma and delta help us to cre-
ate well optimized models for required target device and
application. Let us consider an object detection applica-
tion for for self driving application. Here, low-inference
time models are preferred for which we can tune models to
be latency dominant. The same task for a different target
device like drone delivery would need our model to less-
energy consuming but latency can be compromised. For
such an application we can tune gamma and delta to create
energy-dominant models.
In future, we believe that tuning model for hardware ar-
chitectures would be available like a web API, where an
user can specify how much does he want to tune the model
towards latency and energy. The user would also provide
the lookup tables for the target device. The API would train
the model online and provide the theta file for the user to
download. The user can later train HANNA and directly
deploy the model on the target device, all of this requires no
hardware or deep learning knowledge from the users side.
Inspired by this idea, we created a webpage (Fig. 11) which
performs takes in alpha,beta,gamma and delta values along
with appropriate lookup tables, performs NAS search on
its backend GPU and provides with theta file at the end of
training. Our implementation can be found on Github at:
https://github.com/hpnair/18663 Project FBNet
REFERENCES
Hsu, C.-H., Chang, S.-H., Juan, D.-C., Pan, J.-Y., Chen,
Y.-T., Wei, W., and Chang, S.-C. Monas: Multi-objective
neural architecture search using reinforcement learning.
arXiv preprint arXiv:1806.10332, 2018.
Huang, G., Liu, S., Van der Maaten, L., and Weinberger,
K. Q. Condensenet: An efficient densenet using learned
group convolutions. In Proceedings of the IEEE Confer-
ence on Computer Vision and Pattern Recognition, pp.
2752–2761, 2018.
Liu, H., Simonyan, K., and Yang, Y. Darts: Differentiable
architecture search. arXiv preprint arXiv:1806.09055,
2018.
Figure 11. Webpage for creating HANNA models
Mingxing Tan, Bo Chen, R. P. V. V. and Le, Q. V. Mnas-
net: Platform-aware neural architecture search for mobile.
arXiv preprint arXiv:1807.11626, 2018.
Sandler, M., Howard, A., Zhu, M., Zhmoginov, A., and
Chen, L.-C. Mobilenetv2: Inverted residuals and linear
bottlenecks. In Proceedings of the IEEE Conference
on Computer Vision and Pattern Recognition, pp. 4510–
4520, 2018.
Wu, B., Dai, X., Zhang, P., Wang, Y., Sun, F., Wu, Y., Tian,
Y., Vajda, P., Jia, Y., and Keutzer, K. Fbnet: Hardware-
aware efficient convnet design via differentiable neural
architecture search. arXiv preprint arXiv:1812.03443,
2018.
7 ACKNOWLEDGEMENT
We would like to sincerely thank Prof. Diana Marculescu
and Dr.Da-Cheng Juan for their guidance and support in
the project. We would also like to thank Angie Cheng
for discussing about DPPNets and hypervolume based loss
function with us.
